Logic and computer design fundamentals. / M. Morris Mano, Charles R. Kime, Tom Martin

By: Mano, M. MorrisContributor(s): Kime, Charles R | Martin, TomMaterial type: TextTextSeries: Always learningPublisher: Boston: Pearson, 2016Edition: 5th edDescription: 672 p: illISBN: 9781292096070; 1292096071Subject(s): Electronic digital computers -- Circuits | Logic circuits | Logic designLOC classification: QA76.9.M28
Contents:
Overview: 1. Digital Systems and Information1-1 Information Representation1-2 Abstraction Layers in Computer Systems Design1-3 Number Systems1-4 Arithmetic Operations1-5 Decimal Codes1-6 Alphanumeric Codes1-7 Gray Codes1-8 Chapter Summary 2. Combinational Logic Circuits2-1 Binary Logic and Gates2-2 Boolean Algebra2-3 Standard Forms2-4 Two-Level Circuit Optimization2-5 Map Manipulation2-6 Exclusive-OR Operator and Gates2-7 Gate Propagation Delay2-8 Hardware Description Languages Overview2-9 HDL Representations-VHDL2-10 HDL Represenations-Verilog2-11 Chapter Summary 3. Combinational Logic Design3-1 Beginning Hierarchical Design3-2 Technology Mapping3-3 Combinational Functional Blocks3-4 Rudimentary Logic Functions3-5 Decoding3-6 Encoding3-7 Selecting3-8 Iterative Combinational Circuits3-9 Binary Adders3-10 Binary Subtraction3-11 Binary Adder-Subtractors3-12 Other Arithmetic Functions3-13 Chapter Summary 4. Sequential Circuits4-1 Sequential Circuit Definitions4-2 Latches4-3 Flip-Flops4-4 Sequential Circuit Analysis4-5 Sequential Circuit Design4-6 State-machine Diagrams and Applications4-7 HDL Representation for Sequential Circuits-VHDL4-8 HDL Representation for Sequential Circuits-Verilog4-9 Flip-Flop Timing4-10 Sequential Circuit Timing4-11 Asynchronous Interactions4-12 Synchronization and Metastability4-13 Synchronous Circuit Pitfalls4-14 Chapter Summary 5. Digital Hardware Implementation5-1 The Design Space5-2 Programmable Implementation Technologies5-3 Chapter Summary 6. Registers and Register Transfers6-1 Registers and Load Enable6-2 Register Transfers6-3 Register Transfer Operations6-4 Register Transfers in VHDL and Verilog6-5 Microoperations6-6 Microoperations on a Single Register6-7 Register-Cell Design6-8 Multiplexer and Bus-Baed Transfers for Multiple Registers6-9 Serial Transfer and Microoperations6-10 Control of Register Transfers6-11 HDL Representation for Shift Registers and Counters-VHDL6-12 HDL Representation for Shift Registers and Counters-Verilog6-13 Microprogrammed Control6-15 Chapter Summary 7. Memory Basics7-1 Memory Definitions7-2 Random-Access Memory7-3 SRAM Integrated Circuits7-4 Array of SRAM ICs7-5 DRAM ICs7-6 DRAM Types7-7 Arrays of Dynamic RAM ICs7-8 Chapter Summary 8. Computer Design Basics8-1 Computer Design Basics8-2 Datapaths8-3 The Arithmetic/Logic Unit8-4 The Shifter8-5 Datapath Representation8-6 The Control Word8-7 A Simple Computer Architecture8-8 Single-Cycle Hardwired Control8-9 Multiple-Cycle Hardwired Control8-10 Chapter Summary 9. Instruction Set Architecture9-1 Computer Architecture Concepts9-2 Operand Addressing9-3 Addressing Modes9-4 Instruction Set Architectures9-5 Data-Transfer Instructions9-6 Data-Manipulation Instructions9-7 Floating-Point Computations9-8 Program Control Instructions9-9 Program Interrupt9-10 Chapter Summary 10. RISC and CISC Processors10-1 Pipelined Datapath10-2 Pipelined Control10-3 The Reduced Instruction Set Computer10-4 The Complex Instruction Set Computer10-5 More on Design10-6 Chapter Summary 11. Input-Output and Communication11-1 Computer I/O11-2 Sample Peripherals11-3 I/O Interfaces11-4 Serial Communication11-5 Modes of Transfer11-6 Priority Interrupt11-7 Direct Memory Access11-8 Chapter Summary 12. Memory Systems12-1 Memory Hierarchy12-2 Locality of Reference12-3 Cache Memory12-4 Virtual Memory12-5 Chapter Summary
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Item type Current location Home library Call number Status Date due Barcode
Books Books WISCONSIN INTERNATIONAL UNIVERSITY COLLEGE, GHANA KUMASI LIBRARY
General Stacks
WISCONSIN INTERNATIONAL UNIVERSITY COLLEGE, GHANA KUMASI LIBRARY
QA76.9.M28(5e) (Browse shelf) Available K/2426/2426/19

Includes index.

Overview: 1. Digital Systems and Information1-1 Information Representation1-2 Abstraction Layers in Computer Systems Design1-3 Number Systems1-4 Arithmetic Operations1-5 Decimal Codes1-6 Alphanumeric Codes1-7 Gray Codes1-8 Chapter Summary 2. Combinational Logic Circuits2-1 Binary Logic and Gates2-2 Boolean Algebra2-3 Standard Forms2-4 Two-Level Circuit Optimization2-5 Map Manipulation2-6 Exclusive-OR Operator and Gates2-7 Gate Propagation Delay2-8 Hardware Description Languages Overview2-9 HDL Representations-VHDL2-10 HDL Represenations-Verilog2-11 Chapter Summary 3. Combinational Logic Design3-1 Beginning Hierarchical Design3-2 Technology Mapping3-3 Combinational Functional Blocks3-4 Rudimentary Logic Functions3-5 Decoding3-6 Encoding3-7 Selecting3-8 Iterative Combinational Circuits3-9 Binary Adders3-10 Binary Subtraction3-11 Binary Adder-Subtractors3-12 Other Arithmetic Functions3-13 Chapter Summary 4. Sequential Circuits4-1 Sequential Circuit Definitions4-2 Latches4-3 Flip-Flops4-4 Sequential Circuit Analysis4-5 Sequential Circuit Design4-6 State-machine Diagrams and Applications4-7 HDL Representation for Sequential Circuits-VHDL4-8 HDL Representation for Sequential Circuits-Verilog4-9 Flip-Flop Timing4-10 Sequential Circuit Timing4-11 Asynchronous Interactions4-12 Synchronization and Metastability4-13 Synchronous Circuit Pitfalls4-14 Chapter Summary 5. Digital Hardware Implementation5-1 The Design Space5-2 Programmable Implementation Technologies5-3 Chapter Summary 6. Registers and Register Transfers6-1 Registers and Load Enable6-2 Register Transfers6-3 Register Transfer Operations6-4 Register Transfers in VHDL and Verilog6-5 Microoperations6-6 Microoperations on a Single Register6-7 Register-Cell Design6-8 Multiplexer and Bus-Baed Transfers for Multiple Registers6-9 Serial Transfer and Microoperations6-10 Control of Register Transfers6-11 HDL Representation for Shift Registers and Counters-VHDL6-12 HDL Representation for Shift Registers and Counters-Verilog6-13 Microprogrammed Control6-15 Chapter Summary 7. Memory Basics7-1 Memory Definitions7-2 Random-Access Memory7-3 SRAM Integrated Circuits7-4 Array of SRAM ICs7-5 DRAM ICs7-6 DRAM Types7-7 Arrays of Dynamic RAM ICs7-8 Chapter Summary 8. Computer Design Basics8-1 Computer Design Basics8-2 Datapaths8-3 The Arithmetic/Logic Unit8-4 The Shifter8-5 Datapath Representation8-6 The Control Word8-7 A Simple Computer Architecture8-8 Single-Cycle Hardwired Control8-9 Multiple-Cycle Hardwired Control8-10 Chapter Summary 9. Instruction Set Architecture9-1 Computer Architecture Concepts9-2 Operand Addressing9-3 Addressing Modes9-4 Instruction Set Architectures9-5 Data-Transfer Instructions9-6 Data-Manipulation Instructions9-7 Floating-Point Computations9-8 Program Control Instructions9-9 Program Interrupt9-10 Chapter Summary 10. RISC and CISC Processors10-1 Pipelined Datapath10-2 Pipelined Control10-3 The Reduced Instruction Set Computer10-4 The Complex Instruction Set Computer10-5 More on Design10-6 Chapter Summary 11. Input-Output and Communication11-1 Computer I/O11-2 Sample Peripherals11-3 I/O Interfaces11-4 Serial Communication11-5 Modes of Transfer11-6 Priority Interrupt11-7 Direct Memory Access11-8 Chapter Summary 12. Memory Systems12-1 Memory Hierarchy12-2 Locality of Reference12-3 Cache Memory12-4 Virtual Memory12-5 Chapter Summary

There are no comments on this title.

to post a comment.

If you have any concerns or questions; kindly contact the library


© Powered by WIUC IT - Support Services Unit